Abstract-In this paper, the proposed hardware logic type digital controller for on-board SMPS which has a very small time-delay in control loop has been described. Some experimental has been done including evaluation of load current change and frequency characteristic of open loop transfer function. These results have been revealed that the proposed circuit could be suppressed the time delay to sub -micro second order.
INTRODUCTION
Digital electronic products have been spreading quickly by the advancement of the integrations technologies. ICs, DSPs and FPGAs require a high performance and a high speed due to the trend. Along with the situations, the power consumption is increasing. To suppress the power consumption, the power supply voltage is getting lower toward to sub 1V. Because of the severe voltage margin by the lower power supply voltages, special SMPS, point of load (POL) is disposed very near to the load. The requirements of the control circuit of POL are becoming adaptive, more accurate, higher speed and lower cost.
For the control purpose, pulse width modulation (PWM) control is a one of appropriate technique. Digital control or digital pulse width modulation (DPWM) can accomplish robust and flexible power control with soft-tuned parameters and will become popular control technique . Therefore, a term of development is shorter than analog controller. Although, there are some disadvantages in cost of production and speed, against analog control circuit. We had proposed hardware-logic based digital PWM control circuit is effective to such requirements [22] [23] [24] [25] [26] . In this paper, the proposed DPWM control method's principles of operation and circuit configurations are described firstly. At the next, the proposed technique is confirmed with some experiments.
II. THE CIRCUIT CONFIGURATION OF GENERAL DPWM
CONTROLLER FOR POL The circuit configuration of general DPWM controlled POL is shown in Fig. 1(a) . This topology has two major timedelay problems.
First, time-delay occurs at A/D converter with the conversiondelay. And, the calculation time of digital controller is another problem. Both of the time-delay directly effects on the response speed of the control circuit and influences stability of the control. Total of the delay time will be described as the discrete time-delay factor Vq/Z in the control loop shown in Fig.1(b) where Vq is a coefficient constant. Figure 2 shows the main and the control circuit configuration of the proposed DPWM-POL in this research. Fig. 2(b) , the control block diagrams are shown. ATC block, PID control calculation block and up-counter block for gate pulse creation, are all in parallel and synchronized with the system clock f CLK . Figure 3 shows the precise control circuit configuration, and Fig. 4 shows control signal flow of the proposed DPWM-POL. Let's take a look at the signal flow.
III. THE PROPOSED DPWMCONTROLLER FOR POL

A. The circuit configuration of the proposed DPWM-POL
B. The control circuit configuration of the proposed DPWM-POL
As mentioned above, all blocks are synchronized with the system clock f CLK . Memory 1 is used the look-up table method, and can store waveform values not only triangle or saw tooth but any waveforms. In this paper, the step-down saw tooth wave form is employed. V ref + is the maximum output voltage of DAC. The output voltage E o of POL is compared with the output voltage of D/A converter in the ATC block, successively. The comparator's output is read out to the latch signal to each D-ff at the timing that of E o was sensed. Also, the look-up table method is used for the duty ratio calculation with memory 2, 3 and 4. Especially, the duty ratio data which is pre-calculated with the value of E o , are stored in memory 2.
The duty ratio data is read out from memory2 according to f CLK . At the timing of E o sensed, one of the duty ratio data is chosen and transferred to u(k) in D-FF4, where k is the number of switching term. At the digital comparator, u(k) is compared with up-counter data, and converted to real-time analog PWM waveforms. Onterm T on (k) of DPWM signal of switching term k is decided by u(k). In parallel with the processing of ATC block, the u(k) is called with system clock and latched by ATC output as trigger. At the last of the switching term, u(k) is preset maximum value by PR signal generator for preparing next term.
The delay of the proposed control circuit is mostly dominated with the calling and the loading time of memory 2.
Because of the small delay of this control technique, the sensed E O data can reflect on-term of the same switching term. Table  u (k) which is stored in memory 2 is pre-calculated by general PID digital control laws as 
C. PID control with Look-up
At the timing of the latch signal is becoming high,
From above equations, Eq.(1) can be transformed to
where
Memory 3 and memory 4 store a and b, respectively. In (5), -a b in the term k is pre-calculated in the term k-1 and the obtained value becomes the initial value of programmable counter of the term k. And, address' which indicates address of memory 2 is incremented with system clock and u(k) is called from memory 2, simultaneously.
From (5) and (9), (10) . Figure 5 shows address and duty ratio at Table I. You can see, Table I data have linear and nonlinear domain. And, if P K becomes more higher, linear domain becomes shorter.
D. Overvoltage protection logic circuit
If trigger does not occur, proposed circuit outputs overvoltage. Therefore, we use overvoltage protection logic circuit. Figure 6 shows overvoltage protection circuit for proposed circuit. It is composed with selector, D-ff, sample pulse generator and reset pulse generator for D-ff. Figure 7 shows protection signal flow, and Table II  shows truth table of 
IV. EXPERIMENTAL RESULUTS
A. Specifications
The proposed control system with prototype circuit is shown in Fig. 8 . The digital controller part is designed with FPGA module DE0-Nano with Altera Cyclone IV. The total number of logic elements is 163 including all of the memory sections. All memory blocks, memory 1, memory 2, memory 3 and memory 4, are including in the logic elements. Texas Instruments DAC900 is used as DAC. Linear Technology LT1719 is used as analog comparator. Fairchild FDMF6705V is used as MOSFET and driver. The DC-DC converter topology is basically same as buck converter in Fig.2 . The experimental conditions are shown in Table III . Figure 9 shows static state waveforms.
B. Experimental set-up
Some experiments are performed to verify the proposed controller. Figure 10 shows experimental set-up of static characteristic and load current change dynamic response. We measured output voltage E o , V comp, PWM signal and output current I o with analog probe, V comp and u(k) in Fig. 3 with digital probe. Current change slew rate is 50A/μs. Figure 11 shows experimental set-up of open loop transfer function. We used FRA50976 at measurement. FRA50976 is frequency response analyzer from NF Corporation. Figure 9 . Static state waveforms, Eo:500mV/div(CH1), Vref Figure 12 shows static characteristic at K P =10. It shows when load current is 0.3~0.9, output voltage is ± 3% of target voltage. Figure 13 and 14 show experimental waveforms of load current change transient response. All figures show E o : 100mV/div(CH1), PWM: 3V/div(CH2), V comp : 3V/div(CH3), Figure 13 and 14 show 0.3~0.9A load transient response at K P =10. Figure 13 shows light to heavy load transient response and output voltage settled in 10.4μs, under shoot is 160mV. Figure 14 shows heavy to light load transient response and output voltage settled in 3.2μs, over shoot is 58mV.
1) Static characteristic and load current change transient response
2) Open loop transfer function
DE0-Nano
+ :1V/div(CH2), Vcomp: 2V/div(CH3), PWM: 2V/div (CH4), Vcomp(digital):D9, u(k):D0-D8
C. Measurement Results
1) Static characteristics
2) Load current change transient response
From these figures, the reflection time from V comp to u(k) change is 11.0ns even in the worst case. Table IV is comparing the settling time of the output voltage from the proposed digitally controlled switching converter with prior work. It shows that the proposed digital controller achieves much faster output settling time than existing digital compensators [18] - [21] 3) Open loop transfer function In this paper, the hardware logic type digital controller for on-board SMPS, which has a very small time-delay in control loop, is confirmed with some experiments including frequency characteristic. As the future work, analysis of the proposed control system.
APPENDIX
To reveal the merit of the use of the DAC and comparator in spite of the ADC for sensing output voltage E O , we have made survey at the view point of the market price and the conversion rate. Figure 17 shows the results of comparison of several parallel interface DACs and ADCs. The horizontal axis represents the market price for 50 pcs, and the vertical axis represents the conversion rate. The products from four major companies A, B, C, and D, are compared. ADCs are shown in square mark, and DACs are triangle mark. Apparently, almost all of DACs are relatively cheaper than ADC in every grade conversion rate.
From the above, it is apparent that the proposed analog voltage sensing part which is composed with DAC and analog comparator is superior to conventional sensing technique with ADC in the point of view of high speed response and cost. 
